vhdl语言例程集锦(pdf 68页)(英文)

l Exclusive-OR Gate (Dataflow style)
l Exclusive-OR Gate (Behavioural style)
l Exclusive-OR Gate (Structural style)
l Miscell aneous Logic Gates
l Three-input Majority Voter
l Magnitude Comparator
l Quad 2-input Nand (74x00)
l BCD to Seven Segment Decoder
l Dual 2-to-4 Decoder
l Octal Bus Transceiver
l Quad 2-input OR
l 8-bit Identity Comparator
l Hamming Encoder
l Hamming Decoder
l 2-to-4 Decoder with Testbench and Configuration
l Multiplexer 16-to-4 using Selected Signal Assignment Statement
l Multiplexer 16-to-4 using Conditional Signal Assignment Statement
l Multiplexer 16-to-4 using if-then-elsif-else Statement
l M68008 Address Decoder
l Highest Priority Encoder
l N-input AND Gate
……

..............................

上一篇：NIOS参与cyc版原理图(pdf 9页)

下一篇：RoHS标准相关知识的介绍(doc 27页)

FPGA器件与MATLAB接口仿真过程(doc 8页)

FPGA应用详介(doc 49页)

PLC 初级培训教材(pdf 51页)

vhdl语言例程集锦(pdf 68页)

西门子通用变频器应用实例(pdf 49页)

高速数字电路设计